Abstract -We report on the realization of transferredsubstrate InP/GaAsSb double heterostructure bipolar transistors in a terahertz monolithic integrated circuit process. Transistors with 0.4-µm-wide single emitters reached unilateral gain cutoff frequencies of around 530 GHz with simultaneous current gain cutoff frequencies above 350 GHz. Extrinsic collector capacitance is effectively reduced in the transfer-substrate process. In combination with the high collector breakdown voltage in the InP/GaAsSb heterobipolar transistor structure of 5 V, this process is amenable to analog power applications at millimeter (mm-wave) and sub-mm-wave frequencies. We demonstrate reliable extraction procedures for unilateral gain and current gain cutoff frequencies.
Transferred-Substrate InP/GaAsSb
Heterojunction Bipolar Transistor Technology With f max ∼ 0.53 THz
The combination of high electron mobility and high breakdown voltage makes the indium phosphide material system very suitable for RF power applications at sub-mm-wave and terahertz frequencies. High breakdown voltage translates directly into power handling and pulse operation capability. The open-base breakdown voltage BV CEO of the current 90-nm SiGe HBT generation with f max ∼ 700 GHz amounts to less than 2 V [4] and is expected to shrink further with continued device scaling. In contrast, double heterostructure bipolar transistors (DHBTs) with InP collector exhibit BV CEO > 4 V. Owing to the type-II band alignment between GaAsSb and InP, structures with a GaAsSb/InP base-collector junction can forgo the collector bandgap grading needed in InGaAs/InP devices, which is most often realized as a superlattice consisting of InGaAs and InAlAs. In an GaAsSb/InP HBT, the entire collector including the critical region below the base can be made from InP, leading to further improved breakdown characteristics and reduced thermal resistance in the collector by omission of the ternary grading layers. Suppression of parasitic capacitance becomes ever more important as critical HBT dimensions are scaled to 100 nm and below. In traditional top-down triple-mesa device processing, the collector is processed last, and extrinsic capacitance may only be reduced through lateral undercut processes that are difficult to control. The transfer substrate method has been applied successfully by several research groups to break this scaling barrier (see [5] , [6] ). In our approach, the active device layers are transferred to a host substrate after the processing of the emitter and base structures is completed [7] . After wafer bonding and InP substrate release, the collector side of the device becomes accessible from the top, allowing for realignment and independent lithographic definition of the collector. This process enables the replacement of extrinsic semiconductor material ( r ∼ 12) by low-k benzocyclobutene (BCB) with r = 2.65 in the extrinsic collector region (Fig. 1) , verifiable in a focused ion beam cross section shown in [8] . Furthermore, the transferred substrate process flow is amenable to post-CMOS monolithic heterogeneous integration [8] , enabling system-on-chip integration of terahertz functionality. In this paper, we report on the first realization of a monolithically integrated transferred substrate InP/GaAsSb DHBT process aimed at parasitic capacitance reduction, along with improved deembedding of measured S-parameters, and reliable extraction of the maximum frequency of oscillation f max .
II. TECHNOLOGY
First, the epitaxial structure was grown at ETHZ by metal-organic vapor phase epitaxy in a traditional emitterup sequence on a 3" diameter semi-insulating 100 InP substrate, similar to the one described in [9] . The emitter consisted of 20-nm Ga 0.22 In 0.78 P graded to InP with an n-dopant concentration of 2.5 × 10 16 cm −3 . The base was 20 nm thick and carbon doped to 8.0 × 10 19 cm −3 , with a composition graded from GaAs 0.41 Sb 0.59 to GaAs 0.61 Sb 0.39 at the emitter interface. The InP collector was 125 nm thick and n-doped to 1.3 × 10 17 cm −3 .
The HBT device and circuit fabrication were done at Ferdinand-Braun-Institut. The three critical layers, emitter, base, and collector, were defined by electron-beam lithography with a 50 keV shaped-beam system (Vistec SB251). The remaining layers were patterned with i-line stepper lithography. First, single-finger and multifinger emitters with widths between 300 and 800 nm and lengths of 6 and 10 μm were defined by e-beam lithography and deposited by electron beam evaporation followed by conventional bilayer polymethyl methacrylate (PMMA) liftoff. The emitter mesa was wetetched in dilute HCl, stopping on the GaAsSb base. The selfaligned base metal was e-beam evaporated over the emitter structures, again lifted off with a bilayer PMMA mask, and followed by inductively coupled plasma-enhanced chemical vapor deposition SiN X passivation of the emitter-base diode. The SiN X passivation layer, deposited at only 80 • C, leads to a significant improvement of device stability as compared to BCB passivation. HBT devices with 0.8 × 6-μm 2 emitter area were stressed on-wafer at 250-kA/cm 2 current density for 1000 h, resulting in current gain degradation of less than 10%.
Following passivation, the surface is planarized with BCB. A 2.5−μm-thick electroplated gold layer is added, providing the first interconnect layer Gd. Then, the structure is bonded face down on a ceramic AlN carrier substrate in a BCB waferbond process at 250 • C, followed by the wet-chemical release of the InP substrate in hot HCl. The wafer release etch stops on a 200-nm-thick sacrificial InGaAs layer between the InP substrate and the subcollector layer.
Processing continues with the subcollector now being the topmost layer. In contrast to triple-mesa processing, the collector contact can be placed here vertically onto the subcollector layer. The width of the collector is targeted ∼100 nm wider than the emitter to account for current spreading in the structure and marginal collector-emitter misalignment. The electron-beam lithography of the collector layer takes into account ∼140 ppm layout expansion during epilayer transfer in the cooldown cycle of the waferbond process caused mainly by the difference in a thermal expansion coefficient of the InP wafer and the ceramic AlN carrier substrate. The layout is precompensated to take up the bulk of the magnification. The remaining magnification error was corrected on the fly during the exposure by utilizing up to six local registration marks per die, resulting in a placement error of less than ±50 nm. The e-beam exposure is proximity corrected to account for the background changing according to the layout. In areas where the buried gold Gd layer is present, a modified point spread function (PSF) is used to calculate the dose correction (Fig. 2) . The high Z-contrast of the gold in the 2.5-μm-thick layer significantly alters the PSF in the critical region around 1 μm. The PSF was simulated using the TRACER software package (GeniSys Inc.). The PSF was then used to calculate the dose assignment for each fractured polygon (Proxecco, Vistec Inc.).
The collector metal was deposited by electron beam evaporation and conventional liftoff, followed by wet chemical etch of the InGaAs subcollector and the InP collector material. The collector etch stops with high selectivity at the GaAsSb-InP interface, leaving only the 20-nm-thick base layer membrane. Following device mesa isolation by BCl 3 reactive ion etch, the structure is planarized with BCB. Contact holes are etched in the BCB layer to connect Gd and the base metal layer. The collector metal is exposed in a planar etchback step, similar to the connection between emitter metal and Gd. The terahertz monolithic integrated circuit process is completed with 1.5-μm-thick electroplated gold second interconnect metal G1, a further BCB interlayer dielectric, SiN X thin-film capacitor (0.3 fF/μm 2 ), NiCr resistor (25 / ), and 4.5-μm-thick electroplated gold final metal G2. The vertical distance amounts to 1 μm between Gd and G1 and 5.1 μm between Gd and G2, respectively. In this layer stack, 10-μm-wide microstrip lines in layer G2 over a ground plane in layer Gd exhibit 50 impedance. A schematic cross section of the technology layers is shown in Fig. 1(c) . Via V1 connects layers Gd and G1, and V2 connects G1 and G2, respectively. An additional via V0 is used to thermally connect RF-grounded areas to the AlN substrate.
III. HBT DEVICE MEASUREMENTS

A. DC Data
The transistors were characterized on-wafer with a standard coplanar probing. DC data were collected with 50 terminated coplanar probe heads. The Gummel plot of a 0.4 × 6 − μm 2 device shows a peak current gain β of more than 40 (see Fig. 3 ). The collector ideality factor amounts to 1.06 in the low-injection regime (Fig. 4) . The transistor output curve in Fig. 5 shows a low turn-ON voltage. The negative output conductance at higher current is indicative of self-heating. We calculated the HBT's thermal impedance to be ∼6 K/mW, higher than in triple-mesa devices of a similar geometry [10] , [11] . The thermal implications of removing the InP substrate have been recognized before [6] , [12] , also when employing an InP/GaAsSb structure [13] : whereas the heat is dissipated cylindrically in the substrate under a triple-mesa device, the only heat extraction path in a transferred-substrate HBT is through the collector and emitter contacts. It can be reduced with additional heat sinking [6] , [13] , [14] .
The breakdown behavior was assessed by measuring the base-collector diode reverse current. The base-collector breakdown voltage of more than 400 transistors was recorded, defining a breakdown at a reverse current of 1kA/cm 2 . The distribution of BV CBO is shown in Fig. 6 , with a median of 5 V. Short term on-wafer dc stress measurement revealed a stable operation over several days under normal operating conditions (Fig. 7) .
B. RF Data
For RF characterization, the transistors were measured on-wafer using a 110-GHz setup consisting of a PNA network vector analyzer (Keysight Inc.) with OML frequency extenders and 100-μm pitch Infinity coplanar probes from Cascade Microtech. The setup was calibrated to the probe tips with the augmented line-reflect-match procedure using an impedance standard substrate (ISS type 104-783) from Cascade Microtech. The bias point for RF extraction was V CE = 1.3 V, I C = 10.5 mA.
The low loss in the AlN carrier substrate, along with the elevated ground plane, may result in the propagation of substrate modes. Electromagnetic (EM) energy may be injected at the location of the RF probe pads, where the ground plane is not continuous. The calculation of Mason's unilateral gain U appears to be easily affected by parallel signal propagation in the substrate mode, manifesting itself in the observation of artifacts in the |U ( f )|-plot, which occur at multiple fractions of the wavelength and make reliable determination of f max from extrapolated values of |U ( f )| difficult. Transistors made in our transferred substrate technology connected with microstrip lines display strong aberrations of |U | over frequency. In contrast, clean |U ( f )| data could be measured on HBTs connected in a short coplanar test frame (see Fig. 8 ).
In principle, U is invariant with respect to transformations as represented by a reactive embedding network [15] , which can be approximated by serial impedances Z i and parallel admittances Y i surrounding the device-under-test (DUT).
Proper extraction of intrinsic cutoff frequencies requires deembedding of the external parasitic elements. In general, the serial impedances are measured with the help of a representative SHORT, and the parallel admittances with an OPEN structure. The sequence of deembedding becomes important because of the small internal capacitance of scaled-terahertz devices, being the same magnitude or smaller than the line and pad capacitance of the RF test frame. In particular, the maximum frequency of oscillation f max extrapolated from Mason's gain assumes different values for open-first and short-first deembedding, where the traditional SHORT-OPEN sequence [16] leads to an overestimation of f max , while consecutive OPEN-SHORT deembedding leads to the opposite [3] .
For accurate estimation of Mason's unilateral power gain at higher frequencies, a distributed deembedding approach should be employed. A representation as shown in Fig. 9 is often sufficient to model the pad configuration in a typical short coplanar waveguide (CPW) test frame [17] . In this representation, the parallel admittances, Y i , are distributed between the outer pad structure and the transistor terminals according to a distribution factor α. The lumped-element approximation follows from a truncated Taylor series expansion of the input impedance for an open-circuited uniform transmission line (given as
, where Z 0 is the characteristic impedance, γ = α + jβ is the complex propagation constant, and l is the length of the access line leading from the outer pad to the transistor terminals). According to the lumped-element approximation, a distribution factor of α = 2/3 is derived. In practice, however, the tapering of the pad structures and fringing fields off the open-ends, lead to a modification of this distribution factor. The distribution factor can be experimentally determined, e.g., if a pad-only deembedding structure is available along with the standard open and short deembedding structures [17] . Alternatively, the distribution factor can be determined from EM simulation of the deembedding structures. The corrected transistor two-port Y-parameters, Y DUT , follow from
where Y MEAS denotes the measured two-port Y-parameters for the embedded DUT, Y OPEN denotes the two-port Y-parameters measured on the open structure, and Y SHORT denotes the two-port Y-parameters measured on the short structure [18] . Setting α = 1 corresponds to the OPEN-SHORT deembedding technique while α = 0 corresponds to the SHORT-OPEN deembedding technique. Here, we use an EM simulation approach to obtain the distribution factor α. Due to the difference in the layout on the base and collector side shown in Fig. 8 , we obtain values of 0.6 for the base and 0.54 for the collector. To not overly complicate the extraction procedure, a value of α of 0.6 is chosen for both base and collector in the following.
The curves of |h 21 | and |U | for different deembedding approaches with α = 0, 0.6, and 1 are shown in Fig. 10 . The unity-gain frequencies f T and f max are obtained by extrapolation along a line with a slope of −20 dB/dec between 30 and 90 GHz. The resulting frequencies are summarized in Table I . For the unity-current-gain frequency f T , the differences between the deembedding methods are marginal, comparable to the uncertainty of the line fit (±0.8 GHz). The maximum frequency of oscillation f max , however, shows some dependence on the parameter α.
The probe-tip calibration followed by deembedding using on-wafer fabricated standards may lead to a residual calibration error. The residual calibration error is due to the differences in substrate permittivities and probe-tip-to-line geometry between the off-wafer ISS calibration substrate and the actual measurement wafer [19] . This residual calibration error is expected to be significant for the CPW test structures considered here. This is because the electric field of the coplanar waveguide mode is confined largely to the air-BCB ( r = 2.65) interface as opposed to the air-alumina ( r = 9.9) interface on the ISS calibration substrate. The effect of the residual calibration error can electrically be represented as admittances (Y cal_offset_1 and Y cal_offset_2 ) shunting the deembedding network at the location of the probe tips, as shown in Fig. 11 . The distributed deembedding procedure will be erroneous if this residual calibration error is not compensated.
To correct the residual calibration error, the following twostep approach is proposed. In the first step, an EM simulation of the CPW open structure is performed to extract the expected values of open-structure capacitances. In the second step, the measurements of the embedded DUT, open structure, and short structure are all corrected for the calibration offset. For the EM simulation, an accurate 3-D model of the open structure was created in Ansys HFSS. Parasitic effects associated with the excitation of the on-wafer structure is calibrated out using the L − 2L approach [20] . Comparison with the extracted open-structure capacitances from the measurement wafer allows the calibration offset to be compensated. The employed calibration offset compensation admittances are Y cal_offset_1 = − j 2π f × 7 fF and Y cal_offset_2 = − j 2π f × 7.5 fF, where f is the frequency. The offset capacitances are negative as the probe-tip calibrated measurements performed on-wafer will actually underestimate the open-structure capacitances. An improved calibration offset compensated the Table I . deembedding technique can now be formulated
where Y CAL_OFFSET is the diagonal matrix containing the compensation admittances Y cal_offset_1 and Y cal_offset_2 . It is interesting to note that the above-mentioned deembedding technique still reduces to the OPEN-SHORT deembedding technique for α = 1. The improvement due to compensation is only necessary in the case of distribution of the parallel admittances, Y i , according to the parameter α. Table I provides the summary of the extracted unity-gain frequencies, f T and f max for a 0.4 × 6 − μm 2 InP/GaAsSb HBT. As observed, the HBT in the short CPW test frame is relatively robust against the distribution factor regardless of whether the uncompensated or compensated deembedding technique is used. The variation range is from 523 to 546 GHz for the deembedding technique with no calibration offset compensation applied. For the improved calibration offset compensation deembedding technique, the variation range is from 523 to 535 GHz. For a distribution factor of α = 0.6, the calibration offset compensation deembedding technique leads to an extracted f max = 535 GHz.
As shown in Table I , we compare the results obtained from the here presented distributed deembedding to the iterative scheme proposed in [3] , which exhibited convergence to the expected f max value for a transistor embedded in a pad configuration consisting of uniform lossy transmission lines leading into the DUT. The column "single pole" contains the results considering the fit of the data spanning the entire frequency range to a single-pole response. The rightmost column shows the extrapolated cutoff frequencies using a −20-dB/dec fit between 30 and 90 GHz. Although the CPW test layout configuration as shown in Fig. 8 does not well resemble a uniform transmission line, similar values are obtained when applying the iterative deembedding approach following [3] . The distributed deembedding scheme can be expressed as a special case of the iterative algorithm when limiting the number of iterations to N = 2, and obtaining the weight α from 3-D EM simulations of the pad and test frame.
Compared to a triple-mesa device with the similar epitaxial structure [21] and 0.3 × 9.4 − μm 2 emitter area, which displayed peak f T and f max of 365 and 501 GHz at j E = 500 kA/cm 2 , the here-reported transferred-substrate device with 30% wider 0.4 × 6 − μm 2 emitter exhibited higher gain cutoff frequencies at lower current density.
IV. CONCLUSION
An InP/GaAsSb transferred-substrate HBT technology was demonstrated, with the potential to further sub-100-nm scalability. HBTs with an emitter area of 0.4 × 6 μm 2 yielded f T and f max of 370 and 535 GHz, respectively, at emittercurrent density j E = 420 kA/cm 2 . The replacement of microstrip leads with short-coplanar sections resulted in clean unilateral gain data, facilitating reliable extraction of f max . A distributed deembedding method for terahertz HBTs in short coplanar test frames was applied, showing a good agreement with a previously published iterative method. The base-collector breakdown voltage with open emitter was measured to BV CBO = 5 V, underscoring the RF power capability of InP/GaAsSb HBTs at mm-wave and terahertz frequencies.
